



# 32M Async Fast SRAM

CS18FS3216W  
CS16FS3216W

---

## Revision History

<u>Rev. No.</u>	<u>History</u>	<u>Issue Date</u>
1.0	Initial issue	Apr.26,2017
2.0	Revise "Chiplus reserves the right to change product or specification without notice" to "Chiplus reserves the right to change product or specification <b>after approving by customer.</b> "	Nov. 8, 2021



## 32M Async Fast SRAM

CS18FS3216W  
CS16FS3216W

---

### GENERAL DESCRIPTION

The CS18FS3216W and CS16FS3216W are a 33,578,432-bit high-speed Static Random Access Memory organized as 4M(2M) words by 8(16) bits. The CS18FS3216W (CS16FS3216W) uses 8(16) common input and output lines and have an output enable pin which operates faster than address access time at read cycle, And CS16FS3216W allows that lower and upper byte access by data byte control( $\overline{UB}$ ,  $\overline{LB}$ ). The device is fabricated using advanced CMOS process, 6-TR based cell technology and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The CS18FS3216W and CS16FS3216W are packaged in 48 TFBGA.

### FEATURES

- Fast Access Time 10,15ns(Max)
- CMOS Low Power Dissipation  
Standby (TTL) : 70mA (Max.)  
(CMOS) : 55mA (Max.)  
Operating : 120mA (10ns, Max.)  
: 100mA (15ns, Max.)
- Wide range of Power Supply  
- **CSXXFS3216W**: 1.65V~3.6V Power Supply:
- TTL Compatible inputs and Outputs
- Fully Static Operation, No Clock or Refresh required
- Three State Outputs
- Data Byte Control(x16 Mode)  
 $\overline{LB}$  : I/O<sub>0</sub>~I/O<sub>7</sub>,  $\overline{UB}$  : I/O<sub>8</sub>~I/O<sub>15</sub>
- Standard 48 TFBGA Package Pin Configurations
- ROHS compliant
- Operating in Commercial and Industrial Temperature range.



# 32M Async Fast SRAM

**CS18FS3216W**  
**CS16FS3216W**


## Order Information

Density	Org.	Part Number	V <sub>CC</sub> (V)	Speed		Package	Temp.
				t <sub>AA</sub> (ns)	t <sub>OE</sub> (ns)		
32Mb	4Mx8	CS18FS3216WHC(I)-10*	2.5~3.3	10	5	48 TFBGA	C : Commercial I : Industrial
			1.8	15	7		
	2Mx16	CS16FS3216WHC(I)-10*	2.5~3.3	10	5		
			1.8	15	7		

\*means max. speed


## PIN CONFIGURATIONS

6x8mm TFBGA with ball pitch 0.75mm



CS18FS3216W – (4M x 8)

Top View



CS16FS3216W – (2M x 16)


Top View




# 32M Async Fast SRAM

**CS18FS3216W**  
**CS16FS3216W**

## FUNCTIONAL BLOCK DIAGRAM



CS18FS3216W – (4M x 8)



CS16FS3216W – (2M x 16)

## Absolute Maximum Ratings\*

Parameter	Symbol	Rating	Unit	
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>in</sub> , V <sub>OUT</sub>	-0.5 to V <sub>CC</sub> +0.5V	V	
Voltage on V <sub>CC</sub> Supply	V <sub>in</sub> , V <sub>OUT</sub>	-0.5 to 4.6	V	
Power Dissipation	P <sub>D</sub>	1.0	W	
Storage Temperature	T <sub>STG</sub>	-65 to 150	°C	
Operating Temperature	Commercial	T <sub>A</sub>	0 to 70	°C
	Industrial	T <sub>A</sub>	-40 to 85	°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect reliability.



# 32M Async Fast SRAM

CS18FS3216W  
CS16FS3216W

## Recommended DC Operating Conditions\*(T<sub>A</sub>=0 to 70°C)

Parameter	Operating V <sub>CC</sub> (V)	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	2.4~3.6	V <sub>CC</sub>	2.4	2.5/3.3	3.6	V
	1.65~2.2	V <sub>CC</sub>	1.65	1.8	2.2	
Ground		V <sub>SS</sub>	0	0	0	V
Input High Voltage	2.4~3.6	V <sub>IH</sub>	2.0	-	V <sub>CC</sub> +0.3	V
	1.65~2.2	V <sub>IH</sub>	1.4	-	V <sub>CC</sub> +0.2	
Input Low Voltage	2.4~3.6	V <sub>IL</sub>	-0.3	-	0.7	V
	1.65~2.2	V <sub>IL</sub>	-0.3	-	0.4	

\*The above parameters are also guaranteed for industrial temperature range.

## DC and Operating Characteristics\*(T<sub>A</sub>=0 to 70°C)

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	I <sub>LI</sub>	V <sub>IN</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-2	2	uA	
Output Leakage Current	I <sub>LO</sub>	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ V <sub>OUT</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-2	2	uA	
Operating Current	I <sub>CC</sub>	Min.Cycle, 100% Duty $\overline{CS} = V_{IL}$ , V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OUT</sub> = 0mA	10ns	-	120	mA
			15ns		100	
Standby Current	I <sub>SB</sub>	Min. Cycle, $\overline{CS} = V_{IH}$	-	70	mA	
	I <sub>SB1</sub>	f=0MHz, $\overline{CS} \geq V_{CC}-0.2V$ , V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V or V <sub>in</sub> ≤0.2V	-	55		
Output Low Voltage Level	V <sub>OL</sub>	V <sub>CC</sub> =3.0V, I <sub>OL</sub> =8mA, (Case of Typical V <sub>CC</sub> =3.3V)	-	0.4	V	
		V <sub>CC</sub> =2.4V, I <sub>OL</sub> =1mA, (Case of Typical V <sub>CC</sub> =2.5V)	-	0.4		
		V <sub>CC</sub> =1.65V, I <sub>OL</sub> =0.1mA, (Case of Typical V <sub>CC</sub> =1.8V)	-	0.2		
Output High	V <sub>OH</sub>	V <sub>CC</sub> =3.0V, I <sub>OH</sub> =4mA, (Case of Typical V <sub>CC</sub> =3.3V)	2.4	-	V	



# 32M Async Fast SRAM

**CS18FS3216W**  
**CS16FS3216W**

Voltage Level	$V_{CC} = 2.4V, I_{OH} = 1mA, (Case\ of\ Typical\ V_{CC} = 2.5V)$	2.4	-	
	$V_{CC} = 1.65V, I_{OL} = 0.1mA, (Case\ of\ Typical\ V_{CC} = 1.8V)$	1.8	-	

\*The above parameters are also guarantee for industrial temperature range.

## Capacitance\* ( $T_A = 25^\circ C, f = 1.0MHz$ )

Item	Symbol	Test Conditions	TYP	Max	Unit
Input/ Output Capacitance	$C_{I/O}$	$V_{I/O} = 0V$	-	12	pF
Input Capacitance	$C_{IN}$	$V_{IN} = 0V$	-	10	pF

\*Capacitance is sampled and not 100% tested.

## Test Conditions\*

Parameter	Value
Input/ Output Capacitance	0 to 3.0V ( $V_{CC} = 3.3V$ )
	0 to 2.5V ( $V_{CC} = 2.5V$ )
	0 to 1.8V ( $V_{CC} = 1.8V$ )
Input Rise and Fall Time	1V/1ns
Input and Output Timing Reference Levels	1.5V ( $V_{CC} = 3.3V$ )
	$1/2V_{CC}$ ( $V_{CC} = 1.8V$ or $2.5V$ )
Output Load	See Fig. 1

\*The above parameters are also guaranteed for industrial temperature range.



# 32M Async Fast SRAM

**CS18FS3216W**  
**CS16FS3216W**




Fig. 1




Fig. 2

## Functional Description (x8 Mode)

$\overline{CS}$	$\overline{WE}$	$\overline{OE}$	Mode	I/O Pin	Supply Current
H	X	X*	Not Select	High-Z	$I_{SB}, I_{SB1}$
L	H	H	Output Disable	High-Z	$I_{CC}$
L	H	L	Read	DOUT	$I_{CC}$
L	L	X	Write	DIN	$I_{CC}$

\*X means don't care

## Functional Description (x16 Mode)

$\overline{CS}$	$\overline{WE}$	$\overline{OE}$	$\overline{LB}^{**}$	$\overline{UB}^{**}$	Mode	I/O Pin		Supply Current
						I/O <sub>0</sub> ~I/O <sub>7</sub>	I/O <sub>8</sub> ~I/O <sub>15</sub>	
H	X	X*	X	X	Not Select	High-Z	High-Z	$I_{SB}, I_{SB1}$
L	H	H	X	X	Output Disable	High-Z	High-Z	$I_{CC}$
L	X	X	H	H				
L	H	L	L	H	Read	DOUT	High-Z	$I_{CC}$
			H	L		High-Z	DOUT	



# 32M Async Fast SRAM

**CS18FS3216W**  
**CS16FS3216W**

			L	L		D <sub>OUT</sub>	D <sub>OUT</sub>	
L	L	X	L	H	Write	D <sub>IN</sub>	High-Z	I <sub>CC</sub>
			H	L		High-Z	D <sub>IN</sub>	
			L	L		D <sub>IN</sub>	D <sub>IN</sub>	

\*X means don't care

## Data Retention Characteristics\*(T<sub>A</sub>=0 to 70°C)

Parameter	Operating V <sub>CC</sub> (V)	Symbol	Test Condition	Min.	Typ.	Max.	Unit
V <sub>CC</sub> for Data Retention	2.4V~3.6V	V <sub>DR</sub>	$\overline{CS} \geq V_{CC} - 0.2V$	2.0	-	3.6	V
	1.65V~2.2V			1.5	-	3.6	
Data Retention Current	2.4V~3.6V	I <sub>DR</sub>	V <sub>CC</sub> =2.0V $\overline{CS} \geq V_{CC} - 0.2V$ V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V			55	mA
	1.65V~2.2V			V <sub>CC</sub> =1.5V $\overline{CS} \geq V_{CC} - 0.2V$ V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V			
Data Retention Set-Up Time		t <sub>SDR</sub>	See Data Retention Wave	0			ns
Recovery Time		t <sub>RDR</sub>	form (below)	5			ms


## Data Retention Wave form





# 32M Async Fast SRAM

CS18FS3216W  
CS16FS3216W



## Read Cycle\*

Parameter	Symbol	10ns		15ns		Unit
		Min	Max	Min	Max	
Read Cycle Time	t <sub>RC</sub>	10	-	15	-	ns
Address Access Time	t <sub>AA</sub>	-	10	-	15-	ns
Chip Select to Output	t <sub>CO</sub>	-	10	-	15	ns
Output Enable to Valid Output	t <sub>OE</sub>	-	5	-	7	ns
$\overline{UB}, \overline{LB}$ Access Time**	t <sub>BA</sub>	-	5	-	7	ns
Chip Enable to Low-Z Output	t <sub>LZ</sub>	3	-	3	-	ns
Output Enable to Low-Z Output	t <sub>OLZ</sub>	0	-	0	-	ns
$\overline{UB}, \overline{LB}$ Enable to Low-Z Output**	t <sub>BLZ</sub>	0	-	0	-	ns
Chip Disable to High-Z Output	t <sub>HZ</sub>	0	5	0	7	ns
Output Disable to High-Z Output	t <sub>OHZ</sub>	0	5	0	7	ns
$\overline{UB}, \overline{LB}$ Disable to High-Z Output**	t <sub>BHZ</sub>	0	5	0	7	ns
Output Hold from Address Change	t <sub>OH</sub>	3	-	3	-	ns
Chip Selection Power Up Time	t <sub>PU</sub>	0	-	0	-	ns
Chip Selection Power Down Time	t <sub>PD</sub>	-	10	-	15	ns



# 32M Async Fast SRAM

CS18FS3216W  
CS16FS3216W

\*The above parameters are also guaranteed for industrial temperature range.


## Write Cycle\*

Parameter	Symbol	10ns		15ns		Unit
		Min	Max	Min	Max	
Write Cycle Time	t <sub>WC</sub>	10	-	15	-	ns
Chip Select to End of Write	t <sub>CW</sub>	7	-	12	-	ns
Address Set-up Time	t <sub>AS</sub>	0	-	0	-	ns
Address Valid to End of Write	t <sub>AW</sub>	7	-	12	-	ns
Write Pulse Width( $\overline{OE}$ High)	t <sub>WP</sub>	7	-	12	-	ns
Write Pulse Width( $\overline{OE}$ Low)	t <sub>WP1</sub>	10	-	15	-	ns
$\overline{UB}, \overline{LB}$ Valid to End of Write**	t <sub>BW</sub>	7	-	12	-	ns
Write Recovery Time	t <sub>WR</sub>	0	-	0	-	ns
Write to Output High-Z	t <sub>WHZ</sub>	0	5	0	7	ns
Data to Write Time Overlap	t <sub>DW</sub>	5	-	8	-	ns
Data Hold from Write Time	t <sub>DH</sub>	0	-	0	-	ns
End of Write to Output Low-Z	t <sub>OW</sub>	3	-	3	-	ns

\*The above parameters are also guaranteed for industrial temperature range.

## Timing Diagram

Timing Waveform of Read Cycle (1) (Address Controlled,  $\overline{CS} = \overline{OE} = V_{IL}$ ,  $\overline{WE} = V_{IH}$ ,  $\overline{UB}, \overline{LB} = V_{IL}$ \*\*)




\*\* Those parameters are applied for x16 mode only.

## Timing Waveform of Read Cycle (2) ( $\overline{WE} = V_{IH}$ )



# 32M Async Fast SRAM

CS18FS3216W  
CS16FS3216W



## NOTES (Read Cycle)

1.  $\overline{WE}$  is high for read cycle
2. All read cycle timing is referenced from the last valid address to the first transition address.
3.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit condition and are not referenced to  $V_{OH}$  or  $V_{OL}$  levels.
4. At any given temperature and voltage condition,  $t_{HZ}$  (Max.) is less than  $t_{LZ}$  (Min.) both for a given device and from device to device.
5. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with  $\overline{CS} = V_{IL}$ .
7. Address valid prior to coincident with  $\overline{CS}$  transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


\*\* Those parameters are applied for x16 mode only.

## Timing Waveform of Write Cycle (1) ( $\overline{OE}$ Clock)




# 32M Async Fast SRAM

CS18FS3216W  
CS16FS3216W



\*\* Those parameters are applied for x16 mode only.

## Timing Waveform of Write Cycle (2) ( $\overline{OE}$ = Low fixed)




\*\* Those parameters are applied for x16 mode only.



# 32M Async Fast SRAM


CS18FS3216W  
CS16FS3216W

## Timing Waveform of Write Cycle (3) ( $\overline{CS}$ = Controlled)



\*\* Those parameters are applied for x16 mode only.

## Timing Waveform of Write Cycle (4) ( $\overline{UB}$ , $\overline{LB}$ Controlled)



### NOTES (Write Cycle)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low  $\overline{CS}$ ,  $\overline{WE}$ ,  $\overline{LB}$  and  $\overline{UB}$ . A write begins at the latest transition



## 32M Async Fast SRAM

CS18FS3216W  
CS16FS3216W

---

$\overline{CS}$  going low and  $\overline{WE}$  going low ;

A write ends at the earliest transition  $\overline{CS}$  going high or  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.

3.  $t_{CW}$  is measured from the later of  $\overline{CS}$  going low to end of write.
4.  $t_{AS}$  is measured from the address valid to the beginning of write.
5.  $\overline{WE}$  is measured from the end of write to the address change.  $t_{WR}$  applied in case a write ends as  $\overline{CS}$  or  $\overline{WE}$  going high.
6. If  $\overline{OE}$ ,  $\overline{CS}$  and  $\overline{WE}$  are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If  $\overline{CS}$  goes low simultaneously with  $\overline{WE}$  going or after  $\overline{WE}$  going low, the outputs remain high impedance state.
9.  $D_{OUT}$  is the read data of the new address.
10. When  $\overline{CS}$  is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

\*\* Those parameters are applied for x16 mode only




# 32M Async Fast SRAM



CS18FS3216W  
CS16FS3216W

## Package outline dimensions

48ball TFBGA-6x8mm (ball pitch: 0.75mm)



BALL PITCH e = 0.75						
D	E	N	D1	E1	D2	E2
8.0	6.0	48	5.25	3.75	1.375	1.125



**NOTES:**

1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
2. PIN#1 DOT MARKING BY LASER OR PAD PRINT.
3. SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.
4. TOLERANCES:  
 LINEAR: X.X = ±0.1  
 X.XX = ±0.05  
 X.XXX = ±0.025